OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/
-
Updated
Jul 24, 2025 - Verilog
OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/
Must-have verilog systemverilog modules
OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/
Исходные коды к главам книги "Цифровой синтез: практический курс" (под ред. А.Ю. Романова и Ю.В. Панчула)
5 Day TCL begginer to advanced training workshop by VSD
Post-synthesis power optimization via dual-Vth cell assignment and gate re-sizing. Scripting in TCL with custom commands written for Synopsys® PrimeTime® and DC Ultra™.
✅ Formal verification of a 16-bit SIMD processor
TCL Script automating the frontend of ASIC design
Scan insertion and design of a LBIST wrapper for a RISC-V core for stuck-at fault model
Design & Synthesis of several digital circuits in VHDL and Verilog. Scripting in TCL, simulation with Intel® ModelSim®, and synthesis under Synopsys® DC Ultra™.
Basic JTAG standard implementation in Verilog and integration with a CUT
Complete design of a Mini Stereo Digital Audio Processor
Contains some TCL scriping language excercises + 2 university contests on HIgh Level Synthesis (winner contest) and Logic Level Synthesis
ALEF_Vivado (Automated Library Evaluation Framework) is a tool coded up in Python that automates the synthesis and implementation flow of Xilinx Vivado Tool by running Tcl Scripts for the input Verilog/SystemVerilog modules and finally generating a CSV file containing several components of the generated power, timing, and utilization reports.
IR drop analysis is a critical step in digital design, focusing on the potential difference (voltage drop) between two points in a conducting wire due to its resistance. This phenomenon, described by Ohm's Law (V=IR), can significantly impact the performance of integrated circuits (IC).
TCL Script to automate the generation of Pre-layout QoR results
Add a description, image, and links to the tcl topic page so that developers can more easily learn about it.
To associate your repository with the tcl topic, visit your repo's landing page and select "manage topics."