RISC-V
Unlike most other ISA designs, the RISC-V ISA is provided under open source licenses that do not require fees to use. A number of companies are offering or have announced RISC-V hardware, open source operating systems with RISC-V support are available and the instruction set is supported in several popular software toolchains.
Notable features of the RISC-V ISA include a load–store architecture, bit patterns to simplify the multiplexers in a CPU, IEEE 754 floating-point, a design that is architecturally neutral, and placing most-significant bits at a fixed location to speed sign extension. The instruction set is designed for a wide range of uses. The base instruction set has a fixed length of 32-bit naturally aligned instructions, and the ISA supports variable length extensions where each instruction could be an any number of 16-bit parcels in length. Subsets support small embedded systems, personal computers, supercomputers with vector processors, and warehouse-scale 19 inch rack-mounted parallel computers.
Here are 193 public repositories matching this topic...
Capstone disassembly/disassembler framework for ARM, ARM64 (ARMv8), Alpha, BPF, Ethereum VM, HPPA, LoongArch, M68K, M680X, Mips, MOS65XX, PPC, RISC-V(rv32G/rv64G), SH, Sparc, SystemZ, TMS320C64X, TriCore, Webassembly, XCore and X86.
-
Updated
Dec 17, 2024 - C
Modern, advanced, portable, multiprotocol bootloader and boot manager.
-
Updated
Dec 24, 2024 - C
A self-hosting and educational C optimizing compiler
-
Updated
Dec 18, 2024 - C
The RISC-V Virtual Machine
-
Updated
Dec 24, 2024 - C
A deep learning-powered visual navigation engine to enables autonomous navigation of pocket-size quadrotor - running on PULP
-
Updated
Aug 26, 2024 - C
Compact and Efficient RISC-V RV32I[MAFC] emulator
-
Updated
Dec 25, 2024 - C
World Of Warcraft 3.3.5a server
-
Updated
Mar 5, 2024 - C
Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy
-
Updated
Dec 24, 2024 - C
This project aims to build an Embedded Linux System, in order to analyze the chip from the power-on execution of the first instruction to the entire system running, based on qemu simulator development board. 本项目旨在真正从0开始构建嵌入式linux系统，为了剖析芯片从上电开始执行第一条指令到整个系统运行，基于qemu定制模拟器开发板。
-
Updated
Dec 16, 2024 - C
A minimalist RISC-V system emulator capable of running Linux kernel
-
Updated
Dec 16, 2024 - C
No PR will be accepted for now, but feel free to submit issue, very appreciated.
-
Updated
Sep 30, 2024 - C
Simple risc-v emulator, able to run linux, written in C.
-
Updated
Apr 11, 2024 - C