ncnn is a high-performance neural network inference framework optimized for the mobile platform
-
Updated
Dec 25, 2024 - C++
Unlike most other ISA designs, the RISC-V ISA is provided under open source licenses that do not require fees to use. A number of companies are offering or have announced RISC-V hardware, open source operating systems with RISC-V support are available and the instruction set is supported in several popular software toolchains.
Notable features of the RISC-V ISA include a load–store architecture, bit patterns to simplify the multiplexers in a CPU, IEEE 754 floating-point, a design that is architecturally neutral, and placing most-significant bits at a fixed location to speed sign extension. The instruction set is designed for a wide range of uses. The base instruction set has a fixed length of 32-bit naturally aligned instructions, and the ISA supports variable length extensions where each instruction could be an any number of 16-bit parcels in length. Subsets support small embedded systems, personal computers, supercomputers with vector processors, and warehouse-scale 19 inch rack-mounted parallel computers.
ncnn is a high-performance neural network inference framework optimized for the mobile platform
Tengine is a lite, high performance, modular inference engine for embedded device
Genode OS Framework
The fastest RISC-V sandbox
Fast RISC-V-based scripting backend for game engines
💻 RISC-V Simulator of RV32I ISA. 5-stage pipeline / out-of-order execution with Tomasulo algorithm and Speculation. Support runtime visualization. Project report available.
OBJEX Link is a modular IoT board. It is designed to develop IoT devices that are easy to repair and recycle. It is also perfect for rapid prototyping and developing research and robotics projects.
An unofficial reference implementation of the C Minus Minus Compiler
Program the GD32VF103 using C, your favourite editor and make
Open-Source Posit RISC-V Core with Quire Capability
A runtime code generator for RISC-V
The Gee (寂) Operating System, written in YuLang.
JIT-accelerated RISC-V instruction set simulator