#

cpu

Here are 276 public repositories matching this topic...

SI-RISCV / e200_opensource

Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2

cpu core verilog china nuclei risc-v ultra-low-power

Updated Mar 24, 2021
Verilog

darklife / darkriscv

opensouce RISC-V cpu core implemented in Verilog from scratch in one night!

cpu fpga core processor riscv rtl verilog risc-v rv32i softcore processor-design rv32e

Updated Feb 17, 2025
Verilog

riscv-mcu / e203_hbirdv2

The Ultra-Low Power RISC-V Core

cpu fpga core riscv verilog china hummingbird nuclei soc risc-v low-power e203

Updated Oct 9, 2024
Verilog

ultraembedded / riscv

RISC-V CPU Core (RV32IM)

asic cpu fpga verification verilog pipeline-processor risc-v rv32i verilator riscv-linux rv32im

Updated Sep 18, 2021
Verilog

ZipCPU / zipcpu

A small, light weight, RISC CPU soft core

cpu fpga verilog cross-compiler wishbone soft-core verilator zipcpu wishbone-bus risc-cpu

Updated Feb 6, 2025
Verilog

ultraembedded / biriscv

32-bit Superscalar RISC-V CPU

linux asic cpu fpga verilog xilinx superscalar in-order risc-v branch-prediction coremark rv32i verilator riscv-linux rv32im artix-7 pipelined-processors

Updated Sep 18, 2021
Verilog

sergeykhbr / riscv_vhdl

Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators

debugger qt simulator cpu vhdl riscv systemc soc

Updated Nov 15, 2024
Verilog

rejunity / z80-open-silicon

Z80 open-source silicon clone. Goal is to become a silicon proven, pin compatible, open-source replacement for classic Z80.

cpu foss z80 verilog chip retrocomputing tapeout tinytapeout

Updated Nov 8, 2024
Verilog

piranna / wasmachine

Put WebAssembly in your washing machine

cpu fpga webassembly wasm wasm-bytecode

Updated Nov 3, 2017
Verilog

risclite / R8051

8051 soft CPU core. 700-lines statements for 111 instructions . Fully synthesizable Verilog-2001 core.

cpu tiny verilog 8bit

Updated Oct 9, 2019
Verilog

MaxXSoft / Fuxi

Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.

scala cpu fpga chisel riscv

Updated Jun 28, 2021
Verilog

rafaelcalcada / riscv-steel

RISC-V 32-bit microcontroller developed in Verilog

microcontroller cpu gpio core processor riscv spi uart mcu steel risc-v rv32i system-on-chip zicsr

Updated Feb 23, 2025
Verilog

tekno-kizil

KASIRGA-KIZIL / tekno-kizil

KASIRGA - KIZIL Takımı Teknofest 2023 Çip Tasarımı - KIZIL İşlemci Projesi

asic cpu fpga processor llvm verification clang riscv rtl verilog computer-architecture pipeline-processor in-order risc-v coremark rv32imc teknofest openlane

Updated Jul 20, 2023
Verilog

liuqdev / 8-bits-RISC-CPU-Verilog

Architecture and Verilog Implementation of 8-bits RISC CPU based on FSM. 基于有限状态机的8位RISC（精简指令集）CPU（中央处理器）简单结构和Verilog实现。

cpu fsm verilog risc

Updated Jan 20, 2019
Verilog

zslwyuan / Basic-SIMD-Processor-Verilog-Tutorial

Implementation of a simple SIMD processor in Verilog, core of which is a 16-bit SIMD ALU. 2's compliment calculations are implemented in this ALU. The ALU operation will take two clocks. The first clock cycle will be used to load values into the registers. The second will be for performing the operations. 6-bit opcodes are used to select the fun…

cpu processor simd verilog alu adder instruction-set-architecture cadence-virtuoso multiplier verilog-project processor-design

Updated Jul 17, 2022
Verilog

phoeniX-Digital-Design / phoeniX

RISC-V Embedded Processor for Approximate Computing

cpu fpga embedded-systems riscv microprocessor computer-architecture vlsi risc-v approximate-computing cpu-design

Updated Nov 2, 2024
Verilog

z4yx / NaiveMIPS-HDL

Naïve MIPS32 SoC implementation

cpu mips verilog

Updated Jun 23, 2020
Verilog

rj32

rj45 / rj32

A 16-bit RISC CPU with 32 instructions built with Digital for running on an FPGA.

simulator cpu fpga simulation processor verilog dvi vga

Updated Sep 24, 2022
Verilog

Jed-Z / computer-organization-lab

中山大学计算机组成原理实验 (2018 秋)：用 Verilog 设计并实现的简易单周期和多周期 CPU

cpu verilog-hdl sysu mips-cpu cpu-designs

Updated Mar 21, 2021
Verilog

jbush001 / PASC

Parallel Array of Simple Cores. Multicore processor.

cpu fpga processor verilog multicore

Updated May 16, 2019
Verilog

Improve this page

Add a description, image, and links to the cpu topic page so that developers can more easily learn about it.

Curate this topic

Add this topic to your repo

To associate your repository with the cpu topic, visit your repo's landing page and select "manage topics."