xilinx-vivado
Here are 58 public repositories matching this topic...
The project uses a Xilinx Artix-7 FPGA on a Digilent Basys 3 board to design a clock whose seconds, minutes, & hours are displayed on a Quad 7-segment display & can also be displayed on a vga display. Picoblaze processor is used to control the Analog & Digital displays of the clock.
-
Updated
Mar 17, 2019 - VHDL
VHDL design for rotary encoder. Can be used accessed via digital signals or AXI interface.
-
Updated
Mar 24, 2017 - VHDL
2d Images processing system with FPGA (Zynq 7k) from two dragster linescanner (DR-2k-7)
-
Updated
Sep 15, 2017 - VHDL
A Xilinx IP Core and App for line scanner image capture and store
-
Updated
Sep 5, 2017 - VHDL
Framework for emulation of non volatile memory using off-the-shelf FPGAs
-
Updated
Sep 9, 2021 - VHDL
Xilinx Vivado demo project with design, IP, SDK interaction, VGA, finite state machine and outputs
-
Updated
Aug 30, 2017 - VHDL
SFU - ENSC 452 (Advanced Digital System Design) Term Project: The Ultimate DJ Board using a Zedboard. Also mirrored on SFU CSIL's GitLab.
-
Updated
Nov 29, 2018 - VHDL
A ZYNQ 7020 project that plays breakout via HDMI.
-
Updated
Apr 13, 2022 - VHDL
A series of projects using the floating point division IP from Xilinx to perform floating point (single precision) division. Boards used: ZYBO and NEXYS4DDR (ARTIX-7)
-
Updated
Apr 5, 2022 - VHDL
Zynq ZedBoard SoC Lecture Final Project, degree adjustable ultrasonic sensor application
-
Updated
May 13, 2019 - VHDL
VHDL design of an AVR8 CPU.
-
Updated
Jan 19, 2022 - VHDL
This project aims to test how fast you can respond after seeing a visual stimulus or rather hand-eye coordination.
-
Updated
Nov 29, 2017 - VHDL
Our project material for the Computer Architecture course for Computer Engineering students at Politecnico di Torino (Polytechnic University of Turin)
-
Updated
Jul 24, 2018 - VHDL
Projects System On Chip (Zynq700)
-
Updated
Oct 1, 2020 - VHDL
A collection of code from CDA 4240C: Design of Digital System and Lab
-
Updated
May 26, 2023 - VHDL
Design and implement a Seven Segment Display available on the BASYS3 board (FPGA) in VHDL
-
Updated
Dec 4, 2017 - VHDL
The following Script can be used to generate certain mathematical functions on a micro controller or FPGA Device connected in serial based on the configuration selected by the the user and collect realtime data of the signal as generated by the device for spectrum analysis.
-
Updated
Feb 17, 2025 - VHDL
Improve this page
Add a description, image, and links to the xilinx-vivado topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the xilinx-vivado topic, visit your repo's landing page and select "manage topics."