spi
Here are 34 public repositories matching this topic...
Interface Protocol in Verilog
-
Updated
Aug 2, 2019 - Verilog
Connecting FPGA and Arduino using SPI.
-
Updated
Apr 30, 2022 - Verilog
Two Verilog SPI module implementations (hard and soft) with advanced options and AXI Full Interface
-
Updated
Nov 21, 2017 - Verilog
Designing means to communicate as an SPI master, being a part of AXI interface
-
Updated
Sep 14, 2023 - Verilog
verilog modules
-
Updated
May 4, 2020 - Verilog
NeoPixel LED Controller | NeoPixel LED 控制器 | 基於MAX10 FPGA的音樂全彩光立方LED控制器
-
Updated
Jan 4, 2022 - Verilog
SPI bus slave and flip-flop register memory map implemented in Verilog 2001 for FPGAs
-
Updated
Dec 15, 2019 - Verilog
An AES encryption and decryption project that follows SPI (Serial Peripheral Interface) specification. Implemented in Verilog
-
Updated
May 19, 2023 - Verilog
Implementation of a Serial Peripheral Interface(SPI) using Verilog and testing various modes of the SPI Device
-
Updated
Jul 7, 2024 - Verilog
Design and implement the following components of the SPI modules using verilog such that they match the requirements of the development testbench and match the SPI specifications: Master Slave Self-Checking Testbenches for the Master and Slave
-
Updated
Jan 6, 2022 - Verilog
Improve this page
Add a description, image, and links to the spi topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the spi topic, visit your repo's landing page and select "manage topics."