Dataflow QNN inference accelerator examples on FPGAs
-
Updated
Nov 28, 2024 - Python
Dataflow QNN inference accelerator examples on FPGAs
This project automates process of creating a PYNQ Z1/Z2 Overlay in Vivado, generates a custom Juypter Notebook template and uploads to a target PYNQ FPGA.
A Tool for Parallel Processing of ROS2 Hardware Acceleration on Zynq
Deploying Deep Learning on FPGA: an assessment of ConvNets performance on Xilinx Zynq MPSoC using Vitis-AI development platform
This is a Smart_Lock Project using Ultra96_V2 and PYNQ.
Add a description, image, and links to the pynq topic page so that developers can more easily learn about it.
To associate your repository with the pynq topic, visit your repo's landing page and select "manage topics."