VIP for AXI Protocol
-
Updated
May 24, 2022 - SystemVerilog
VIP for AXI Protocol
Application Specific Integrated Circuit(ASIC)
BDD Gherkin implementation in native SystemVerilog, based on UVM.
Moore.io Demo Project
Add a description, image, and links to the asic-verification topic page so that developers can more easily learn about it.
To associate your repository with the asic-verification topic, visit your repo's landing page and select "manage topics."