IC implementation of Systolic Array for TPU
-
Updated
Mar 4, 2024 - Verilog
IC implementation of Systolic Array for TPU
I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. A single-path delay commutator processing element (SDC PE) has been proposed for the first time. It saves a complex adder compared with the typical radix-2 butterfly unit. The new pipelined architecture can be …
Add a description, image, and links to the asic-verification topic page so that developers can more easily learn about it.
To associate your repository with the asic-verification topic, visit your repo's landing page and select "manage topics."