Verilog
Verilog is a widely-used hardware description language (HDL) that enables designers to model, simulate, and synthesize digital circuits. It provides a text-based format for specifying the structure and behavior of electronic systems, making it easier to design complex hardware components such as microprocessors, memory, and communication devices.
Here are 103 public repositories matching this topic...
支持 45 条 MIPS 指令的单周期处理器 -- 计算机组成原理实验 NUAA Spring 2017
-
Updated
Jul 4, 2017 - HTML
a collection of tools made while messing with the Colorlight 5A-75B V7.0 and some notes using ECP5 with Yosys
-
Updated
Oct 20, 2023 - HTML
A variable FPGA-based QAM transmitter with scalable mixed time and frequency domain signal processing.
-
Updated
Jan 27, 2021 - HTML
Arrhythmia Detection Using Algorithm and Hardware Co-design for Neural Network Inference Accelerators
-
Updated
Jun 5, 2023 - HTML
FPGA (Verilog) implementation of the Flip01 8-bit processor.
-
Updated
Dec 30, 2024 - HTML
This repository contains lab assignments done in the course CS220: Computer Organization at IIT Kanpur
-
Updated
Aug 8, 2019 - HTML
Transmitter and Receiver FPGAs connected using the UART Protocol to execute arithmetic operations and display the inputs on the transmitter's 7 Segment Display as well as the result on the Receiver's 7 Segments Display.
-
Updated
Aug 31, 2018 - HTML
My technical notes as bite-sized executable programs
-
Updated
Jun 9, 2024 - HTML
The repository hosts an ongoing project dedicated to the development of an implementation for the Advanced Encryption Standard (AES) 128-bit block cipher in UART communication. Please be advised that this project is currently in progress and subject to updates.
-
Updated
Jun 7, 2024 - HTML
A Logic Circuit Static Timing Analyzer Implemented in Python 🔌 ⚡ (2018)
-
Updated
Mar 25, 2021 - HTML
- Followers
- 488 followers
- Website
- github.com/topics/verilog
- Wikipedia
- Wikipedia