Discover the Xilinx Spartan-6 FPGA implementation featuring a UART protocol and Bubble Sort algorithm
VHDL codes for UART Interface; hardware communication protocol. contains Receiver & Transmitter units & RAM memory.
UART Protocol made for Altera DE2-115 FPGA in VHDL
Progetti sistemi digitali integrati. AA 2020/2021
This is a digital hardware design of UART communication protocol using VHDL as the HDL.
Repository for my Architetture dei Sistemi Digitali final projects
Description of a transceiver module (receive and transmit) with UART protocol to be implemented in FPGA with VHDL.
Add a description, image, and links to the uart-protocol topic page so that developers can more easily learn about it.
To associate your repository with the uart-protocol topic, visit your repo's landing page and select "manage topics."