Final project of the course Reti Logiche (Digital Logic Design) at Politecnico di Milano
vhdl university-project digital-logic polimi equalizer politecnico-di-milano digital-logic-design equalization
-
Updated
Sep 11, 2021 - VHDL