-
Notifications
You must be signed in to change notification settings - Fork 112
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Fix csrrwi instruction behavior according to risc-v spec #10
Conversation
Can you quote from RISC-V privileged instruction in git commit message? The instruction format should be mentioned and explained. You don't have to re-create the new issues. Instead, use |
Also, append |
I add more information into the commit log and then |
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
Please read this carefully: https://dev.to/thelogeshwaran/how-to-write-good-commit-messages-714
- Wrap lines at 72 characters
Don't mention "Issue #7" in the subject of git commit message.
Refer to RISC-V Unprivileged ISA Version 20191213 9.1 CSR Instructions ---------------------------------------------------------------------- | 31 20|19 15|14 12|11 7|6 0| | csr | rs1 | funct3 | rd | opcode | | source/dest | uimm[4:0] | CSRRWI | dest | SYSTEM | ---------------------------------------------------------------------- CSRRWI behavior likes below and it needs to work atomically x[rd] = CSRs[csr]; CSRs[csr] = uimm The uimm is equal to rs1's index, instead of rs1's register value Close sysprog21#7
Thank @feathertw for contributing! |
My pleasure! |
Fix csrrwi instruction behavior
No description provided.