Project done for my B.Tech course on Formal Methods for System Verification
-
Updated
Oct 25, 2021
Project done for my B.Tech course on Formal Methods for System Verification
Simulating traffic controller sequence at Thapathali intersection using Xilinx and 8051
Add a description, image, and links to the traffic-controller topic page so that developers can more easily learn about it.
To associate your repository with the traffic-controller topic, visit your repo's landing page and select "manage topics."