Skip to content
#

rv32i-processor

Star

Here are 4 public repositories matching this topic...

Language: All
Filter by language
All 4 Verilog 2 SystemVerilog 1

Awais-Asghar / Single-Cycle-RISC-V-Processor-Implemented-on-FPGA

Star 6

An FPGA-based single-cycle RISC-V processor (RV32I) implemented in SystemVerilog. Project includes complete datapath and control logic with instruction memory, data memory, ALU, immediate generator, and branch comparator. This project is ideal for learning computer architecture, digital design, and RISC-V ISA implementation.

fpga vivado computer-architecture system-verilog risc-v cpu-architecture processor-design single-cycle-processor digital-design-and-computer-organization rv32i-processor
  • Updated Jul 21, 2025
  • SystemVerilog

muhammadtalhasami / RV32I_Single_Cycle

Star 3

This repository contains an implementation of a RV32I fetch pipeline microprocessor. The RV32I is a 32-bit RISC-V instruction set architecture, with the 'I' extension indicating the base integer instructions.

vhdl verilog hardware-designs gtkwave pipeline-processor system-verilog rv32i verilator verilog-codes risc-v-assembly single-cycle-processor muhammadtalhasami-github- rv32i-processor fetch-stage-pipeline risc-v-processor risc-v-pipeline verilog-code-examples system-verilog-codes risc-v-processor-images single-cycle-processor-gtkwave-image
  • Updated Aug 10, 2024
  • Verilog

Improve this page

Add a description, image, and links to the rv32i-processor topic page so that developers can more easily learn about it.

Curate this topic

Add this topic to your repo

To associate your repository with the rv32i-processor topic, visit your repo's landing page and select "manage topics."

Learn more