#
icc2
Here are 2 public repositories matching this topic...
An RTL-to-GDSII ASIC Flow Project Design, simulate, synthesize, and layout a full 1×8 demux for 8-bit data — all the way from Verilog to GDSII.
asic rtl verilog synthesis hdl vlsi digital-design demux icc2 floorplanning hardware-design clock-tree-synthesis rtl-to-gdsii design-compiler
-
Updated
Jun 4, 2025
Improve this page
Add a description, image, and links to the icc2 topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the icc2 topic, visit your repo's landing page and select "manage topics."