a project to check the FOSS synthesizers against vendors EDA tools
-
Updated
Sep 26, 2020 - Makefile
#
ghdl-yosys-plugin
Here are 8 public repositories matching this topic...
HDL converter (between VHDL, SystemVerilog and/or Verilog), based on GHDL, Yosys, and the plugins ghdl-yosys-plugin and yosys-slang.
-
Updated
Dec 22, 2024 - Python
VHDL examples targeting the ICE40-HX8K development board using iceStorm + GHDL
-
Updated
Jul 24, 2023 - VHDL
Docker image for fpga development
-
Updated
Oct 5, 2021 - Dockerfile
Containers for FOSS tools
-
Updated
Dec 10, 2024 - Shell
A possible replacement for openflow, which would be ideally contributed to the SymbiFlow project
-
Updated
Aug 2, 2021 - Python
Some examples using VHDL in combination with the icebreaker board
-
Updated
Dec 10, 2024 - Makefile
Improve this page
Add a description, image, and links to the ghdl-yosys-plugin topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the ghdl-yosys-plugin topic, visit your repo's landing page and select "manage topics."