ethernet

Here are 12 public repositories matching this topic...

WangXuan95 / FPGA-RMII-SMII

An FPGA-based MII to RMII & SMII converter to connect 100M ethernet PHY chip such as LAN8720 or KSZ8041TLI-S. 基于FPGA的MII转RMII和MII转SMII，用来连接LAN8720、KSZ8041TLI-S等百兆以太网PHY芯片。

fpga rtl verilog ethernet mii phy rmii smii 100m-ethernet ethernet-phy

Updated Sep 14, 2023
Verilog

maxs-well / Ethernet-design-verilog

Star

Gigabit Ethernet UDP communication driver

communication udp driver verilog ethernet verilog-hdl rtl8211

Updated Jul 26, 2019
Verilog

Essenceia / low-latency-ethernet

Star

RTL implementation of the low latency ethernet modules for the NASDAQ HFT FPGA project.

fpga tcp udp rtl verilog ethernet hft

Updated Jan 10, 2024
Verilog

0xArt / RGMII_Ethernet_Transceiver_Verilog

Star

Verilog module to transmit/receive to/from RGMII compatible ethernet PHY

fpga verilog ethernet rgmii

Updated Dec 31, 2022
Verilog

timot3 / ECE385-Ethernet

Star

ECE 385 Final Project -- Ethernet on MAX10 DE10-Lite FPGA and Nios II soft processor

fpga ethernet ethernet-shield nios2 de10-lite nios-ii

Updated Dec 13, 2021
Verilog

Dudestin / tinyEther

Star

技術書展13(2022/9/10 ~ 9/25) にて頒布した『FPGAによるネットワーク機器完全自作実践』のサポートリポジトリです

fpga ethernet

Updated Feb 1, 2023
Verilog

isuckatdrifting / verilog-rmii

Star

Example platform for Xilinx MII_to_RMII IP on Arty A7-35T, including ethernet RX and TX

fpga verilog ethernet

Updated Jun 30, 2020
Verilog

IamVNIE / V7_ETHERNET

Star

VC707 ETHERNET Xilinx Project

verilog xilinx ethernet 7 dpfee vc707 virtex

Updated Apr 9, 2018
Verilog

isuckatdrifting / verilog-mii

Star

Example platform for Xilinx AXI_EthernetLite (MII) on Arty A7-35T, including active TX driven by AXI Traffic Generator and dummy RX

fpga verilog ethernet

Updated Jun 29, 2020
Verilog

samdejong86 / Arria-V-ADC-Ethernet

Star

Transfers data from an ADC to a PC via ethernet

socket telnet vhdl verilog adc ethernet nios2 quartus altera-fpga arria-v

Updated Jun 7, 2018
Verilog

sofiavalos / Verilog_Ethernet_10g_PCS

Star

Bloques y bancos de pruebas PCS para Ethernet 10G.

verilog ethernet pcs

Updated Aug 23, 2024
Verilog

sofiavalos / Verilog_Ethernet_10g_MAC

Star

Bloques y bancos de pruebas MAC para Ethernet 10G.

mac verilog ethernet

Updated Oct 26, 2024
Verilog

Improve this page

Add a description, image, and links to the ethernet topic page so that developers can more easily learn about it.

Curate this topic

Add this topic to your repo

To associate your repository with the ethernet topic, visit your repo's landing page and select "manage topics."

Learn more

Provide feedback

Saved searches

Use saved searches to filter your results more quickly

ethernet

Here are 12 public repositories matching this topic...

WangXuan95 / FPGA-RMII-SMII

maxs-well / Ethernet-design-verilog

Essenceia / low-latency-ethernet

0xArt / RGMII_Ethernet_Transceiver_Verilog

timot3 / ECE385-Ethernet

Dudestin / tinyEther

isuckatdrifting / verilog-rmii

IamVNIE / V7_ETHERNET

isuckatdrifting / verilog-mii

samdejong86 / Arria-V-ADC-Ethernet

sofiavalos / Verilog_Ethernet_10g_PCS

sofiavalos / Verilog_Ethernet_10g_MAC

Improve this page

Add this topic to your repo