#

bluespec-systemverilog-language

Here are 4 public repositories matching this topic...

Sooryakiran / Domain-Specific-Hardware-Accelerator-VLSI-CAD-Project

Domain Specific Hardware Accelerators - VLSI CAD Project

processor-architecture ram hardware processor bus bluespec hardware-designs vlsi hardware-acceleration vlsi-physical-design bluespec-systemverilog processor-design vector-processor vlsi-design bluespec-systemverilog-language vlsi-cad

Updated Jan 11, 2021
Bluespec

megabyde / bsv-listings

Bluespec SystemVerilog language definition for the LaTeX listings package

latex bluespec bluespec-systemverilog-language

Updated Mar 28, 2017
TeX

xushengj / BluespecSystemVerilog-NotepadPlusPlus

Bluespec System Verilog syntax highlighting for Notepad++

syntax-highlighting bluespec notepad-plus-plus bluespec-systemverilog bluespec-systemverilog-language

Updated Jun 27, 2023

johnmaxrin / AF754

A collection of activation functions implemented in Bluespec for integration with hardware designs, ensuring IEEE 754 compliance

hardware vhdl verilog bluespec systemverilog hdl bluespec-systemverilog cordic cordic-algorithm bluespec-systemverilog-language

Updated Dec 11, 2023
Verilog

Improve this page

Add a description, image, and links to the bluespec-systemverilog-language topic page so that developers can more easily learn about it.

Curate this topic

Add this topic to your repo

To associate your repository with the bluespec-systemverilog-language topic, visit your repo's landing page and select "manage topics."