Skip to content

Commit

Permalink
cleaned up workspace
Browse files Browse the repository at this point in the history
Added documentation and finalized folder structure
  • Loading branch information
ryanchaiyakul committed Apr 13, 2024
1 parent cc2f065 commit a84718a
Show file tree
Hide file tree
Showing 163 changed files with 46,424 additions and 583,332 deletions.
4 changes: 4 additions & 0 deletions .gitignore
Original file line number Diff line number Diff line change
@@ -1,2 +1,6 @@
.pio
.vscode
__pycache__
.venv
tmp
logs
3 changes: 3 additions & 0 deletions CAD/LTSpice/README.md
Original file line number Diff line number Diff line change
@@ -0,0 +1,3 @@
# LTSpice

LTSpice simulation files and components to run them.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
2,480 changes: 0 additions & 2,480 deletions CAD/save/Potentiostat/Potentiostat.kicad_pcb

This file was deleted.

77 changes: 0 additions & 77 deletions CAD/save/Potentiostat/Potentiostat.kicad_prl

This file was deleted.

Loading

0 comments on commit a84718a

Please sign in to comment.