Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Merge cv32e40x/dev to cv32e40x/release #583

Merged
merged 113 commits into from
May 5, 2021
Merged

Merge cv32e40x/dev to cv32e40x/release #583

merged 113 commits into from
May 5, 2021

Conversation

strichmo
Copy link
Contributor

@strichmo strichmo commented May 5, 2021

release check has been run

@silabs-robin
add basic infrastructure for new isa coverage agent
e4298d7 
Signed-off-by: Robin Pedersen <Robin.Pedersen@silabs.com>
@silabs-robin
create skeleton for new isa monitor
f3fa565 
Signed-off-by: Robin Pedersen <Robin.Pedersen@silabs.com>
@silabs-robin
create cntxt objects in uvma_isa_agent
4616d1d 
Signed-off-by: Robin Pedersen <Robin.Pedersen@silabs.com>
@silabs-robin
create an interface for isa coverage agent
c41e601 
Signed-off-by: Robin Pedersen <Robin.Pedersen@silabs.com>
@silabs-robin
connect isa monitor to tracer signals
16d5d22 
Signed-off-by: Robin Pedersen <Robin.Pedersen@silabs.com>
@silabs-robin
add monitor analysis port
88a0ca2 
Signed-off-by: Robin Pedersen <Robin.Pedersen@silabs.com>
@silabs-robin
create skeleton cov_model and connect ap to monitor
7cb4b30 
Signed-off-by: Robin Pedersen <Robin.Pedersen@silabs.com>
@silabs-robin
send transactions from monitor to cov_model
0659600 
Signed-off-by: Robin Pedersen <Robin.Pedersen@silabs.com>
@silabs-robin
add cfg to isa coverage agent
0701299 
Signed-off-by: Robin Pedersen <Robin.Pedersen@silabs.com>
@silabs-robin
use cfg object within cov_model
63db321 
Signed-off-by: Robin Pedersen <Robin.Pedersen@silabs.com>
@silabs-robin
fix new() prototypes in agent and mon
d9ec9f8 
Signed-off-by: Robin Pedersen <Robin.Pedersen@silabs.com>
@silabs-robin
create a logger and connect to monitor
0e5846b 
Signed-off-by: Robin Pedersen <Robin.Pedersen@silabs.com>
@silabs-robin
add minimal amount of isa cov logging
dd2bbb2 
Signed-off-by: Robin Pedersen <Robin.Pedersen@silabs.com>
@silabs-robin
send instr-representing object from mon to cov
366085c 
Signed-off-by: Robin Pedersen <Robin.Pedersen@silabs.com>
@silabs-robin
define initial covergroup for instructions
da1e869 
Signed-off-by: Robin Pedersen <Robin.Pedersen@silabs.com>
@silabs-robin
sample addi and ori
e803d22 
Signed-off-by: Robin Pedersen <Robin.Pedersen@silabs.com>
@silabs-robin
add covergroup for u-type
e29a863 
Signed-off-by: Robin Pedersen <Robin.Pedersen@silabs.com>
@silabs-robin
add R-type and S-type with example sampling
094a86d 
Signed-off-by: Robin Pedersen <Robin.Pedersen@silabs.com>
@silabs-robin
add cg for mulh and divu
9427923 
Signed-off-by: Robin Pedersen <Robin.Pedersen@silabs.com>
@silabs-robin
create and sample cg based on cfg flags
2e8bb47 
Signed-off-by: Robin Pedersen <Robin.Pedersen@silabs.com>
@silabs-robin
add cg and sampling for entire i ext
aff2736 
Signed-off-by: Robin Pedersen <Robin.Pedersen@silabs.com>
@silabs-robin
cover some RVC instructions
bff4a9c 
Signed-off-by: Robin Pedersen <Robin.Pedersen@silabs.com>
@silabs-robin
add initial coverage for csrrw instr
af53362 
Signed-off-by: Robin Pedersen <Robin.Pedersen@silabs.com>
@silabs-robin
add initial zifencei coverage
cc6f8af 
Signed-off-by: Robin Pedersen <Robin.Pedersen@silabs.com>
@silabs-robin
add initial cg and sampling of all M instrs
c645ead 
Signed-off-by: Robin Pedersen <Robin.Pedersen@silabs.com>
@silabs-robin
add initial cg and sample for all of Zicsr
22ded35 
Signed-off-by: Robin Pedersen <Robin.Pedersen@silabs.com>
@silabs-robin
add initial cg and sampling for 0th quadrant of RVC
84c6995 
Signed-off-by: Robin Pedersen <Robin.Pedersen@silabs.com>
@silabs-robin
define initial cg and sample for RVC 1st quadrant
a9c3b7f 
Signed-off-by: Robin Pedersen <Robin.Pedersen@silabs.com>
@silabs-robin
add initial cg and sample for C ext
e27ba57 
Signed-off-by: Robin Pedersen <Robin.Pedersen@silabs.com>
@silabs-robin
run formatter to align expressions
46d9c75 
Signed-off-by: Robin Pedersen <Robin.Pedersen@silabs.com>
silabs-mateilga and others added 24 commits April 14, 2021 09:16
@silabs-mateilga
Updated readme section on porting with .gitignore details
8550874 
Signed-off-by: Marton Teilgard <mateilga@silabs.com>
@MikeOpenHWGroup
Merge pull request openhwgroup#558 from silabs-mateilga/embench_readm…
b2ef639 
…e_update

Updated readme section on porting with .gitignore details
@halfdan-dolva
Added WAVES_MEM option for tracing memories and large vectors
d4be7c6 
Signed-off-by: Halfdan Bechmann <halfdan.bechmann@silabs.com>
@MikeOpenHWGroup
Merge pull request openhwgroup#562 from silabs-halfdan/pr/waves_mem_o…
cb1a392 
…ption

Added WAVES_MEM option for xrun sims
@silabs-oysteink
Fixed references in uvmt_cv32e40x_tb after moving controller and inte…
2b52154 
…rrupt controller from id stage to toplevel.

Signed-off-by: Oystein Knauserud <Oystein.Knauserud@silabs.com>
@silabs-oysteink
Updated core hash in Common.mk to latest (head).
5744677 
Signed-off-by: Oystein Knauserud <Oystein.Knauserud@silabs.com>
@MikeOpenHWGroup
Merge pull request openhwgroup#564 from silabs-oysteink/silabs-oystei…
7830913 
…nk_controller-move

Updating references/bindings in toplevel tb
@silabs-mateilga
Added a simple cycle count report to dhrystone
6b21765 
Signed-off-by: Marton Teilgard <mateilga@silabs.com>
@strichmo
Merge pull request openhwgroup#566 from silabs-mateilga/dhrystone_cou…
e397ca6 
…nt_update

Added a simple cycle count report to dhrystone
@MikeOpenHWGroup
Merge pull request openhwgroup#554 from silabs-robin/disasm
b669ad0 
Integrate disassembler/decoder into ISA coverage model
@strichmo
add switch to cv_regress to tune outstanding parallel sims with VSIF …
8179c15 
…and LSF

Signed-off-by: Steve Richmond <Steve.Richmond@silabs.com>
@strichmo
Merge pull request openhwgroup#567 from strichmo/strichmo/pr/cv_regre…
1181e54 
…ss_parallel

add parallel switch to cv_regress under VSIF for regression tuning
@silabs-robin
add a rvalid_singles_stall config to mm_ram
19cc805 
Signed-off-by: Robin Pedersen <Robin.Pedersen@silabs.com>
@silabs-robin
ifdef guard functions using dpi_dasm
ae5a7dc 
Signed-off-by: Robin Pedersen <Robin.Pedersen@silabs.com>
@MikeOpenHWGroup
Merge pull request openhwgroup#568 from silabs-robin/bugfix_isacov_gui
f7903f4 
Bugfix uvma_isacov GUI=1
@silabs-mateilga
Updated the mm_ram cycle counter with a print functionality
088b66a 
Signed-off-by: Marton Teilgard <mateilga@silabs.com>
@silabs-mateilga
removed commented out code
1875dc9 
Signed-off-by: Marton Teilgard <mateilga@silabs.com>
@MikeOpenHWGroup
Merge pull request openhwgroup#569 from silabs-robin/single_cycle_stalls
1940982 
Add a config for single-cycle stalls in mm_ram
@MikeOpenHWGroup
Merge pull request openhwgroup#570 from silabs-mateilga/cycle_counter…
a046c96 
…_update

mm_ram Cycle counter update
@strichmo
cleanup targets for dpi_dasm shared lib
ec72805 
check in shared lib that will work with 64-bit Linux
link dpi_dasm to all SV simulators

Signed-off-by: Steve Richmond <Steve.Richmond@silabs.com>
@strichmo
remove the DPI_DASM define as dpi_dasm should always be linked
6f5fbca 
Signed-off-by: Steve Richmond <Steve.Richmond@silabs.com>
@strichmo
add UVM field macros
4b7914e 
Signed-off-by: Steve Richmond <Steve.Richmond@silabs.com>
@strichmo
use DPI_DASM prefix to all SPIKE variables to delineate unique usage …
9bcb3c0 
…of Spike for the disassembler

Use the standard vendor_lib make flow for cloning Spike only when the dpi_dasm needs to be rebuilt

Signed-off-by: Steve Richmond <Steve.Richmond@silabs.com>
@MikeOpenHWGroup
Merge pull request openhwgroup#574 from strichmo/strichmo/pr/covg_dpi
f2298b8 
enable dpi_dasm for coverage model across all simulators
@strichmo strichmo requested a review from MikeOpenHWGroup May 5, 2021 15:41
MikeOpenHWGroup
MikeOpenHWGroup reviewed May 5, 2021
View reviewed changes
Copy link
Member

@MikeOpenHWGroup MikeOpenHWGroup left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Looks good and has passes a local regression. Just one question about the ISS in the interrupt test.

cv32e40x/regress/cv32e40x_interrupt.yaml Show resolved Hide resolved
cv32e40x/sim/Common.mk Show resolved Hide resolved
cv32e40x/tb/uvmt/uvmt_cv32e40x_dut_wrap.sv Show resolved Hide resolved
@MikeOpenHWGroup MikeOpenHWGroup merged commit 81f6372 into openhwgroup:cv32e40x/release May 5, 2021
@strichmo strichmo deleted the cv32e40x/merge_dev_to_rel_31 branch May 24, 2021 19:46
JeanRochCoulon pushed a commit to JeanRochCoulon/core-v-verif that referenced this pull request Feb 10, 2022
@zarubaf
verilator: Dot reference compilation issue (fix openhwgroup#583) (ope…
eaeef7d 
…nhwgroup#585)

Signed-off-by: Florian Zaruba <florian@openhwgroup.org>
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Reviewers

@MikeOpenHWGroup MikeOpenHWGroup MikeOpenHWGroup approved these changes

Assignees
No one assigned
Labels
None yet
Projects
None yet
Milestone
No milestone
Development

Successfully merging this pull request may close these issues.
6 participants
@strichmo @MikeOpenHWGroup @silabs-robin @silabs-mateilga @halfdan-dolva @silabs-oysteink