Skip to content

Surelog parses more attributes for nets, modules, while at it support formal at… #5957

Surelog parses more attributes for nets, modules, while at it support formal at…

Surelog parses more attributes for nets, modules, while at it support formal at… #5957

Triggered via pull request October 4, 2024 15:48
Status Cancelled
Total duration 4m 44s
Artifacts

main.yml

on: pull_request
Matrix: build-binaries
Emit Workflow Info
0s
Emit Workflow Info
Style check
1m 44s
Style check
Verify README Correctness (Installation From Sources)
3m 44s
Verify README Correctness (Installation From Sources)
Matrix: Large Designs Tests / opentitan_parse_report
Waiting for pending jobs
Matrix: Parsing Tests / parsing-tests
Waiting for pending jobs
Large Designs Tests  /  Black Parrot (AMD (Xilinx) FPGA synthesis)
Large Designs Tests / Black Parrot (AMD (Xilinx) FPGA synthesis)
Large Designs Tests  /  Black Parrot (AMD (Xilinx) with PySynlig)
Large Designs Tests / Black Parrot (AMD (Xilinx) with PySynlig)
Large Designs Tests  /  Black Parrot (ASIC synthesis)
Large Designs Tests / Black Parrot (ASIC synthesis)
Large Designs Tests  /  Ibex (F4PGA synthesis)
Large Designs Tests / Ibex (F4PGA synthesis)
Large Designs Tests  /  Ibex (Vivado synthesis)
Large Designs Tests / Ibex (Vivado synthesis)
Large Designs Tests  /  Opentitan (synthesis)
Large Designs Tests / Opentitan (synthesis)
Large Designs Tests  /  Opentitan 9d82960888 (synthesis)
Large Designs Tests / Opentitan 9d82960888 (synthesis)
Large Designs Tests  /  VeeR-EH1 (synthesis)
Large Designs Tests / VeeR-EH1 (synthesis)
Diff generated BSG Micro Designs tests  /  Parse and diff BSG Micro Designs
Diff generated BSG Micro Designs tests / Parse and diff BSG Micro Designs
Matrix: Formal Verification Tests / tests-formal-verification
Waiting for pending jobs
Parsing Tests  /  Generate AST diff
Parsing Tests / Generate AST diff
Parsing Tests  /  Summary Generation
Parsing Tests / Summary Generation
Release Package
0s
Release Package
Verify README Correctness (Download And Run Release)
0s
Verify README Correctness (Download And Run Release)
Fit to window
Zoom out
Zoom in

Annotations

14 errors
Verify README Correctness (Installation From Sources)
Canceling since a higher priority waiting request for 'chipsalliance/synlig-main-refs/pull/2605/merge' exists
Verify README Correctness (Installation From Sources)
The operation was canceled.
Build Plugin
Canceling since a higher priority waiting request for 'chipsalliance/synlig-main-refs/pull/2605/merge' exists
Build Plugin
The operation was canceled.
Build Synlig Release
Canceling since a higher priority waiting request for 'chipsalliance/synlig-main-refs/pull/2605/merge' exists
Build Synlig Release
The operation was canceled.
Build Package
Canceling since a higher priority waiting request for 'chipsalliance/synlig-main-refs/pull/2605/merge' exists
Build Package
The operation was canceled.
Build tools
Canceling since a higher priority waiting request for 'chipsalliance/synlig-main-refs/pull/2605/merge' exists
Build tools
The operation was canceled.
Build Synlig (ASAN)
Canceling since a higher priority waiting request for 'chipsalliance/synlig-main-refs/pull/2605/merge' exists
Build Synlig (ASAN)
The operation was canceled.
Build PySynlig
Canceling since a higher priority waiting request for 'chipsalliance/synlig-main-refs/pull/2605/merge' exists
Build PySynlig
The operation was canceled.