Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Removed TraceGen in HeterogeneousTileExampleConfig #2923

Merged
merged 2 commits into from
Sep 1, 2022
Merged

Removed TraceGen in HeterogeneousTileExampleConfig #2923

Changes from all commits
Commits
Show all changes
2 commits
Select commit Hold shift + click to select a range
ad51e41
Removed TraceGen in HeterogeneousTileExampleConfig
Dec 28, 2021
605b274
Merge branch 'master' of https://github.com/michael-etzkorn/rocket-chip
Dec 28, 2021
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
22 changes: 12 additions & 10 deletions src/main/scala/system/Configs.scala
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -5,20 +5,19 @@ package freechips.rocketchip.system

import freechips.rocketchip.config.Config
import freechips.rocketchip.subsystem._
import freechips.rocketchip.groundtest.WithTraceGen

class WithJtagDTMSystem extends freechips.rocketchip.subsystem.WithJtagDTM
class WithDebugSBASystem extends freechips.rocketchip.subsystem.WithDebugSBA
class WithDebugAPB extends freechips.rocketchip.subsystem.WithDebugAPB

class BaseConfig extends Config(
new WithDefaultMemPort() ++
new WithDefaultMMIOPort() ++
new WithDefaultSlavePort() ++
new WithDefaultMemPort ++
new WithDefaultMMIOPort ++
new WithDefaultSlavePort ++
new WithTimebase(BigInt(1000000)) ++ // 1 MHz
new WithDTS("freechips,rocketchip-unknown", Nil) ++
new WithNExtTopInterrupts(2) ++
new BaseSubsystemConfig()
new BaseSubsystemConfig
)

class DefaultConfig extends Config(new WithNBigCores(1) ++ new WithCoherentBusTopology ++ new BaseConfig)
Expand All @@ -34,12 +33,12 @@ class EightChannelConfig extends Config(new WithNMemoryChannels(8) ++ new Defaul

class DualChannelDualBankConfig extends Config(
new WithNMemoryChannels(2) ++
new WithNBanks(4) ++ new DefaultConfig)
new WithNBanks(4) ++ new DefaultConfig
)

class RoccExampleConfig extends Config(new WithRoccExample ++ new DefaultConfig)

class HeterogeneousTileExampleConfig extends Config(
new WithTraceGen (n = 2, overrideMemOffset = Some(0x90000000L))() ++
new WithNBigCores(n = 1) ++
new WithNMedCores(n = 1) ++
new WithNSmallCores(n = 1) ++
Expand All @@ -48,9 +47,11 @@ class HeterogeneousTileExampleConfig extends Config(
)

class Edge128BitConfig extends Config(
new WithEdgeDataBits(128) ++ new DefaultConfig)
new WithEdgeDataBits(128) ++ new DefaultConfig
)
class Edge32BitConfig extends Config(
new WithEdgeDataBits(32) ++ new DefaultConfig)
new WithEdgeDataBits(32) ++ new DefaultConfig
)

class SingleChannelBenchmarkConfig extends Config(new DefaultConfig)
class DualChannelBenchmarkConfig extends Config(new WithNMemoryChannels(2) ++ new SingleChannelBenchmarkConfig)
Expand All @@ -63,7 +64,8 @@ class TinyConfig extends Config(
new WithNBanks(0) ++
new With1TinyCore ++
new WithIncoherentBusTopology ++
new BaseConfig)
new BaseConfig
)

class MemPortOnlyConfig extends Config(
new WithNoMMIOPort ++
Expand Down