Skip to content

Search code, repositories, users, issues, pull requests...

Search

Clear

Search syntax tips

Provide feedback

We read every piece of feedback, and take your input very seriously.

Include my email address so I can be contacted

Saved searches

Use saved searches to filter your results more quickly

Name

Query

To see all available qualifiers, see our documentation.

Sign in

Sign up

You signed in with another tab or window. Reload to refresh your session. You signed out in another tab or window. Reload to refresh your session. You switched accounts on another tab or window. Reload to refresh your session.

Dismiss alert

chipsalliance / Cores-VeeR-EL2 Public

Notifications You must be signed in to change notification settings
Fork 73
Star 244

Code
Issues 21
Pull requests 6
Actions
Projects
Security
Insights

Additional navigation options

Code
Issues
Pull requests
Actions
Projects
Security
Insights

Back to pull request #224

Add trigger logic tests in LSU #981

Sign in to view logs

Sign in to view logs

Add trigger logic tests in LSU

Add trigger logic tests in LSU #981

Summary
Jobs
Run details
- Usage
- Workflow file

Usage Workflow file

Build-Verilator / Build Verilator (uvm, verilator/verilator, 7ca2d6470a)

succeeded Aug 27, 2024 in 7m 38s

Loading

Re-running jobs...

You can’t perform that action at this time.