Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Translate new set of Intel FPGA Loop Controls #457

Merged
merged 3 commits into from
Mar 27, 2020

Conversation

vmaksimo
Copy link
Contributor

Specification can be found here:
KhronosGroup/SPIRV-Registry#62

As per revision C -> revision E transition in the spec, patch introduces
translation of the following loop controls:

  • PipelineDisableINTEL
  • LoopCoalesceINTEL
  • MaxInterleavingINTEL
  • SpeculatedIterationsINTEL

lib/SPIRV/SPIRVReader.cpp Outdated Show resolved Hide resolved
test/transcoding/FPGALoopAttr.ll Outdated Show resolved Hide resolved
lib/SPIRV/SPIRVReader.cpp Outdated Show resolved Hide resolved
Specification can be found here:
KhronosGroup/SPIRV-Registry#62

As per revision C -> revision E transition in the spec, patch introduces
translation of the following loop controls:
* PipelineDisableINTEL
* LoopCoalesceINTEL
* MaxInterleavingINTEL
* SpeculatedIterationsINTEL
Copy link
Contributor

@AGindinson AGindinson left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

LGTM besides a minor comment. @AlexeySotkin, could you please take a look?

lib/SPIRV/SPIRVReader.cpp Outdated Show resolved Hide resolved
@mlychkov
Copy link
Contributor

LGTM.

@AlexeySotkin AlexeySotkin merged commit 8114d7f into KhronosGroup:master Mar 27, 2020
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

4 participants