Skip to content
View yusronizza's full-sized avatar
🎯
Focusing
🎯
Focusing

Highlights

  • Pro

Block or report yusronizza

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
yusronizza/README.md

Hi, Everyone πŸ‘‹

😁 Yusron Izza here!

  • πŸ”­ Major in Electrical Engineering, minor in Computer Engineering at Universitas Gadjah Mada
  • 🌱 Skill : FPGA, Computer, Electronics, and Machine Learning
  • πŸ“« How to reach me: just mail me or visit my Linkedin
  • ❀️ Science, Technology, and Engineering
  • ⚑ Fun fact: Love music and travelling

🏠 Yogyakarta, Indonesia

Pinned Loading

  1. riscv Public

    RISC-V CPU Base Integer 32 bit ISA Implementation in Verilog HDL (Singlecycle, Multicycle, Pipelined). Update with more extension functionalities in the future.

    Verilog 3

  2. dsp-fpga Public

    Digital Signal Processing implementation on Field-Programmable Gate Array

    1

  3. numerical-methods Public

    Numerical Methods

    Jupyter Notebook 1

  4. stm32-baremetal Public

    Nucleo STM32F446RE Baremetal Driver

    C 1

  5. BangkitCapstoneC23PS258/machine-learning Public

    Jupyter Notebook

  6. Greenhouse-Monitoring-IoT/srirejeki-device Public

    Python