StdCellTemplates

A Template Standard Cell Library

This repository contains a set of Verilog module files describing simple combinational and sequential logic gates. These serve as a template for implementing a larger standard cell library.