Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Remove GenerateSimFiles and use make instead #879

Merged
merged 9 commits into from
May 13, 2021
Merged

Remove GenerateSimFiles and use make instead #879

merged 9 commits into from
May 13, 2021

Commits on May 6, 2021

  1. Remove GenerateSimFiles and use make instead

    @abejgonzalez
    abejgonzalez committed May 6, 2021
    Configuration menu
    Copy the full SHA
    1d52899 View commit details
    Browse the repository at this point in the history

  2. Replace spaces with tabs

    @abejgonzalez
    abejgonzalez committed May 6, 2021
    Configuration menu
    Copy the full SHA
    9cdd0e1 View commit details
    Browse the repository at this point in the history

  3. Elaborate comments a bit more | Remove BB'ed files that are auto-copi… 

    …ed/added
    @abejgonzalez
    abejgonzalez committed May 6, 2021
    Configuration menu
    Copy the full SHA
    95f55a6 View commit details
    Browse the repository at this point in the history

  4. Have Verilator build with unused simulation files

    @abejgonzalez
    abejgonzalez committed May 6, 2021
    Configuration menu
    Copy the full SHA
    eb85415 View commit details
    Browse the repository at this point in the history

Commits on May 7, 2021

  1. Depend on build_dir

    @abejgonzalez
    abejgonzalez committed May 7, 2021
    Configuration menu
    Copy the full SHA
    a0de9a0 View commit details
    Browse the repository at this point in the history

  2. Fix tutorial patch

    @abejgonzalez
    abejgonzalez committed May 7, 2021
    Configuration menu
    Copy the full SHA
    453b1b5 View commit details
    Browse the repository at this point in the history

  3. Add sim_files.f to fpga

    @abejgonzalez
    abejgonzalez committed May 7, 2021
    Configuration menu
    Copy the full SHA
    2874c98 View commit details
    Browse the repository at this point in the history

  4. Forgot to add testchip_tsi.* to verilator

    @abejgonzalez
    abejgonzalez committed May 7, 2021
    Configuration menu
    Copy the full SHA
    383d11c View commit details
    Browse the repository at this point in the history

Commits on May 12, 2021

  1. Small comment + org. fix | Remove extra mkdirs

    @abejgonzalez
    abejgonzalez committed May 12, 2021
    Configuration menu
    Copy the full SHA
    16cdc88 View commit details
    Browse the repository at this point in the history