【原创,已被编入官方教材】Three-level storage subsystem(SD+DDR2 SDRAM+Cache), based on Nexys4 FPGA board. 同济大学计算机系统结构课程设计,FPGA三级存储子系统。
-
Updated
Jul 12, 2020 - Coq
【原创,已被编入官方教材】Three-level storage subsystem(SD+DDR2 SDRAM+Cache), based on Nexys4 FPGA board. 同济大学计算机系统结构课程设计,FPGA三级存储子系统。
Add a description, image, and links to the sdram-controller topic page so that developers can more easily learn about it.
To associate your repository with the sdram-controller topic, visit your repo's landing page and select "manage topics."