A real time clock module is designed and simulated in ModelSim. The language used is Verilog HDL.
-
Updated
Jul 27, 2020 - Verilog
A real time clock module is designed and simulated in ModelSim. The language used is Verilog HDL.
Add a description, image, and links to the rtc-module topic page so that developers can more easily learn about it.
To associate your repository with the rtc-module topic, visit your repo's landing page and select "manage topics."