An FPGA implementation of a classic 80ies speech synthesizer. Done for the Retro Challenge 2017/10.
-
Updated
May 2, 2019 - Verilog
An FPGA implementation of a classic 80ies speech synthesizer. Done for the Retro Challenge 2017/10.
Add a description, image, and links to the retrochallenge topic page so that developers can more easily learn about it.
To associate your repository with the retrochallenge topic, visit your repo's landing page and select "manage topics."