#

phy-layer

Here is 1 public repository matching this topic...

krynentechnology / sr2cb

Synchronous Redundant Ring Channel Bus

synchronization fpga clock verilog uart data-bus ecp5 cyclone-10lp mdio phy-layer

Updated Apr 1, 2025
Verilog

Improve this page

Add a description, image, and links to the phy-layer topic page so that developers can more easily learn about it.

Curate this topic

Add this topic to your repo

To associate your repository with the phy-layer topic, visit your repo's landing page and select "manage topics."