Quick Verilog Module Isolator - Isolates a design for testing.
-
Updated
Dec 11, 2018 - Verilog
Quick Verilog Module Isolator - Isolates a design for testing.
A SystemVerilog-based UART (Universal Asynchronous Receiver/Transmitter) module built from scratch using FSM design. Includes baud tick generator, transmitter and receiver FSMs, and simulation testbenches for 8N1 serial communication.
Add a description, image, and links to the intel-quartus topic page so that developers can more easily learn about it.
To associate your repository with the intel-quartus topic, visit your repo's landing page and select "manage topics."