Skip to content
#

intel-quartus

Here are 2 public repositories matching this topic...

Language: All
Filter by language

A SystemVerilog-based UART (Universal Asynchronous Receiver/Transmitter) module built from scratch using FSM design. Includes baud tick generator, transmitter and receiver FSMs, and simulation testbenches for 8N1 serial communication.

  • Updated Aug 11, 2025
  • SystemVerilog

Improve this page

Add a description, image, and links to the intel-quartus topic page so that developers can more easily learn about it.

Curate this topic

Add this topic to your repo

To associate your repository with the intel-quartus topic, visit your repo's landing page and select "manage topics."

Learn more