#
gds
Here are 3 public repositories matching this topic...
This repository offers a compact design verification flow using OpenLANE. Scripts cover synthesis correctness, functional and power verification, DRC/LVS, timing analysis, and reliability checks. Contributions are welcome.
opensource verification synthesis gds cts netlist placement klayout floorplan openlane openlane-flow openlane-github- netlist-simulation-
-
Updated
Mar 8, 2024 - Verilog
Improve this page
Add a description, image, and links to the gds topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the gds topic, visit your repo's landing page and select "manage topics."