Impement a simple stopwatch on an FPGA. There is an added goal of making as many modules paramterized as possible and sticking to structural code as much as possible.
-
Updated
Nov 21, 2023 - Verilog
Impement a simple stopwatch on an FPGA. There is an added goal of making as many modules paramterized as possible and sticking to structural code as much as possible.
Add a description, image, and links to the fpga-stopwatch topic page so that developers can more easily learn about it.
To associate your repository with the fpga-stopwatch topic, visit your repo's landing page and select "manage topics."