Datapath and Control for a Turing Complete ISA with Interrupt Handling
-
Updated
Sep 1, 2024 - Python
Datapath and Control for a Turing Complete ISA with Interrupt Handling
SUTD ISTD 2020 Computation Structures Electronic Hardware 1D Project
Design and implementation of a 16-bit CPU in Logisim, featuring a custom datapath, ALU, memory operations, branching, and exception handling. Created for the "Computer Systems & Architecture" 1st bachelor course at the University of Antwerp.
Add a description, image, and links to the datapath topic page so that developers can more easily learn about it.
To associate your repository with the datapath topic, visit your repo's landing page and select "manage topics."