An implementation of SZ lossy compression in Vivado HLS for Xilinx FPGAs.
-
Updated
Jun 17, 2021 - C
An implementation of SZ lossy compression in Vivado HLS for Xilinx FPGAs.
Operating Systems - bachelor's degree course
Add a description, image, and links to the data-reduction topic page so that developers can more easily learn about it.
To associate your repository with the data-reduction topic, visit your repo's landing page and select "manage topics."