Designed a 32-Bit RISC-V ISA based 5-Stage pipelined CPU in 5 days!! The design involved TL-Verilog coding for a simple pipelined calculator and addressed all the hazards.
-
Updated
Nov 1, 2020 - C
#
cpu-micro-architecture
Here is 1 public repository matching this topic...
Improve this page
Add a description, image, and links to the cpu-micro-architecture topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the cpu-micro-architecture topic, visit your repo's landing page and select "manage topics."