#

basic-gates

Here are 2 public repositories matching this topic...

ananyapromi3 / CSE-306-Computer-Architecture-Sessional

microcontroller mips-architecture fpa logicim basic-gates

Updated Mar 4, 2024
C++

Shakil-RU / Verilog_HDL

"Verilog_HDL" repository contains hardware description language (HDL) code written in Verilog for various digital logic and electronic designs."

counter multiplexer comparator adder encoder-decoder flipflop adder-subtractor basic-gates

Updated Aug 29, 2023
Verilog

Improve this page

Add a description, image, and links to the basic-gates topic page so that developers can more easily learn about it.

Curate this topic

Add this topic to your repo

To associate your repository with the basic-gates topic, visit your repo's landing page and select "manage topics."