The LEON2 is a synthesisable VHDL model of a 32-bit processor conforming to the IEEE-1754 (SPARC V8) architecture.
-
Updated
May 6, 2023 - VHDL
The LEON2 is a synthesisable VHDL model of a 32-bit processor conforming to the IEEE-1754 (SPARC V8) architecture.
High-Performance Binary Neural Networks for MNIST Classification: From Software to ASIC
Add a description, image, and links to the asic-verification topic page so that developers can more easily learn about it.
To associate your repository with the asic-verification topic, visit your repo's landing page and select "manage topics."