-
-
Notifications
You must be signed in to change notification settings - Fork 174
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Introduction of arm_boards
crate & GIC driver fixes
#915
Merged
kevinaboos
merged 23 commits into
theseus-os:theseus_main
from
NathanRoyer:gic-redist-fixes
Apr 4, 2023
Merged
Introduction of arm_boards
crate & GIC driver fixes
#915
kevinaboos
merged 23 commits into
theseus-os:theseus_main
from
NathanRoyer:gic-redist-fixes
Apr 4, 2023
Conversation
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
…eep for "1 of N" interrupts during distributor initialization
…or initialization
…m an MpidrValue" This reverts commit 5c0d9cc.
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
Solid. Only two suggestions :)
kevinaboos
requested changes
Apr 3, 2023
…ent to MpidrValue
kevinaboos
approved these changes
Apr 4, 2023
github-actions bot
pushed a commit
that referenced
this pull request
Apr 4, 2023
* New `arm_boards` crate: per-board definitions for aarch64 builds * The default is for QEMU's basic `virt` machine spec. * Currently, this specifies the number of CPUs, their IDs, and the interrupt controller configuration including one GIC redistributor base address per core. * The `gic` crate now uses this instead of defining its own internal configuration values specific to QEMU. * `multicore_bringup` now uses the list of `CpuId`s from the selected ARM board configuration. * The redistributor initialization routine code now enables the dispatch of "1 of N"-distributed SPIs. * All CPUs' redistributors are now initialized by the bootstrap processor as part of `interrupts::init()`. * Incorporates two fixes from #910: * Fix a bug in `get_spi_target` & `set_spi_target` where an atomic u32 read/write was used to manipulate a u64 MMIO register. * Introduce `Offset32` and `Offset64` types to distinguish 32-bit and 64-bit registers more clearly. Co-authored-by: Kevin Boos <kevinaboos@gmail.com> d2ed7ac
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
Add this suggestion to a batch that can be applied as a single commit.
This suggestion is invalid because no changes were made to the code.
Suggestions cannot be applied while the pull request is closed.
Suggestions cannot be applied while viewing a subset of changes.
Only one suggestion per line can be applied in a batch.
Add this suggestion to a batch that can be applied as a single commit.
Applying suggestions on deleted lines is not supported.
You must change the existing code in this line in order to create a valid suggestion.
Outdated suggestions cannot be applied.
This suggestion has been applied or marked resolved.
Suggestions cannot be applied from pending reviews.
Suggestions cannot be applied on multi-line comments.
Suggestions cannot be applied while the pull request is queued to merge.
Suggestion cannot be applied right now. Please check back later.
This PR brings the following changes:
arm_boards
crate: Per-board definitions for AArch64 builds - currently the number of CPUs, their IDs, and the interrupt controller configuration including one GIC redistributor base address per core (motivation for this PR)gic
crate was modified to use thisinterrupts::init
multicore_bringup
uses the list ofCpuId
s fromarm_boards
(no longer bruteforcing them)cpu
were made constvte
dependency in text-terminal so thatgic
can use version0.7.2
ofarrayvec
(used during initialization)Two changes were directly imported from #910:
get_spi_target
&set_spi_target
where an atomic u32 R/W was used to manipulate a u64 MMIO registerOffset32
&Offset64
types to distinguish 32b & 64b registersAll in all, this fixes the problems discovered via discussion on #910 (some conditions for "1 of N" distribution of SPIs were not asserted).