Skip to content
View svancau's full-sized avatar
26 followers · 31 following
  • Sebsky Development
  • Brussels, Belgium

Achievements

Achievement: StarstruckAchievement: Arctic Code Vault ContributorAchievement: Pull Sharkx2

Achievements

Achievement: StarstruckAchievement: Arctic Code Vault ContributorAchievement: Pull Sharkx2

Block or report svancau

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. repeatercontroller repeatercontroller Public

    Arduino 19 8

  2. verilator verilator Public

    C++ 7

  3. nvc nvc Public

    Forked from nickg/nvc

    VHDL compiler and simulator

    VHDL 3

  4. SpinalDoc SpinalDoc Public

    Forked from SpinalHDL/SpinalDoc

    SpinalHDL Documentation

    HTML

  5. cocotb cocotb Public

    Forked from cocotb/cocotb

    Coroutine Co-simulation Test Bench

    Python

  6. ethernet_mac ethernet_mac Public

    Forked from yol/ethernet_mac

    Tri-mode (10/100/1000) full-duplex FPGA ethernet MAC in VHDL

    VHDL

7 contributions in the last year

Contribution Graph
Day of Week March April May June July August September October November December January February March
Sunday
Monday
Tuesday
Wednesday
Thursday
Friday
Saturday
Learn how we count contributions
Less
No contributions.
Low contributions.
Medium-low contributions.
Medium-high contributions.
High contributions.
More

Contribution activity

March 2025

Created 1 repository

Created a pull request in open-logic/open-logic that received 1 comment

Prevent TMR insertion in CDC blocks

+16 −1 lines changed • 1 comment

Created an issue in open-logic/open-logic that received 4 comments

Disable TMR insertion for CDC

Hello, I'm working on a FPGA that will require Triple modular redundancy inserted during synthesis. I'm planning to add the syn_radhardlevel attrib…

4 comments
Opened 1 other issue in 1 repository
open-logic/open-logic 1 closed
Loading