Skip to content
View streetdogg's full-sized avatar
🐢
C, FPGA, RISC-V, Linux, DSP and RF
🐢
C, FPGA, RISC-V, Linux, DSP and RF

Block or report streetdogg

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
streetdogg/README.md

virtuous circle

Pinned Loading

  1. google/esh Public

    UART based embedded shell for embedded systems. Intended to be used for learning, experimenting and diagnostics.

    C 269 51

  2. riscv-cpu-rtl Public

    Implements a RISC-V CPU (rv32i) with base ISA

    C++ 8 1

  3. hardware-designs Public

    Verilog Implementation for various Hardware on Lattice FPGA using the Open-source Yosys toolchain.

    Verilog 5

  4. mips-cpu Public

    Verilog implementation of a subset of MIPS 32 Bit Processor Instructions, ISA design, Assembler Design and Compiler design

    Verilog 4 2

389 contributions in the last year

Contribution Graph
Day of Week April May June July August September October November December January February March April
Sunday
Monday
Tuesday
Wednesday
Thursday
Friday
Saturday
Less
No contributions.
Low contributions.
Medium-low contributions.
Medium-high contributions.
High contributions.
More

Activity overview

Loading A graph representing streetdogg's contributions from April 14, 2024 to April 17, 2025. The contributions are 99% commits, 1% code review, 0% issues, 0% pull requests.

Contribution activity

April 2025

Loading