Skip to content

Commit

Permalink
small comment fixes
Browse files Browse the repository at this point in the history
  • Loading branch information
zklapow authored and Sh3Rm4n committed Mar 7, 2021
1 parent f9270cb commit 30ac7f2
Show file tree
Hide file tree
Showing 2 changed files with 6 additions and 2 deletions.
4 changes: 4 additions & 0 deletions CHANGELOG.md
Original file line number Diff line number Diff line change
Expand Up @@ -7,6 +7,10 @@ and this project adheres to [Semantic Versioning](http://semver.org/).

## [Unreleased]

### Changed

- Added support for more CAN bit rates and modes. ([#186](https://github.com/stm32-rs/stm32f3xx-hal/pull/186)

## [v0.6.1] - 2020-12-10

### Changed
Expand Down
4 changes: 2 additions & 2 deletions src/can.rs
Original file line number Diff line number Diff line change
Expand Up @@ -20,7 +20,7 @@ use crate::stm32;
use nb::{self, Error};

use core::sync::atomic::{AtomicU8, Ordering};
use stm32::can::btr::LBKM_A;
pub use stm32::can::btr::LBKM_A;

const EXID_MASK: u32 = 0b1_1111_1111_1100_0000_0000_0000_0000;
const MAX_EXTENDED_ID: u32 = 0x1FFF_FFFF;
Expand Down Expand Up @@ -360,7 +360,7 @@ impl Can {
_tx: tx,
}
}
/// Initialize the CAN Peripheral
/// Initialize the CAN Peripheral using default options from `CanOpts::default()`
pub fn new(
can: stm32::CAN,
rx: gpioa::PA11<AF9>,
Expand Down

0 comments on commit 30ac7f2

Please sign in to comment.