The objective of this project is to design a multi-cycle MIPS processor using VHDL and simulate it in Xilinx ISE. The processor will be able to execute a subset of the MIPS instruction set architecture (ISA), including arithmetic and logical operations, memory access instructions, and control flow instructions.
The multi-cycle MIPS processor architecture executes each instruction in a multiple clock cycles.
-
Notifications
You must be signed in to change notification settings - Fork 0
The objective of this project is to design a multi-cycle MIPS processor using VHDL and simulate it in Xilinx ISE. The processor will be able to execute a subset of the MIPS instruction set architecture (ISA), including arithmetic and logical operations, memory access instructions, and control flow instructions.
shreyasingh824/multi-cycle-processor-using-vhdl
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Repository files navigation
About
The objective of this project is to design a multi-cycle MIPS processor using VHDL and simulate it in Xilinx ISE. The processor will be able to execute a subset of the MIPS instruction set architecture (ISA), including arithmetic and logical operations, memory access instructions, and control flow instructions.
Resources
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published