Skip to content

[WIP]Add Int4XPUTensorIntZP #2845

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Open
wants to merge 2 commits into
base: main
Choose a base branch
from

Conversation

liangan1
Copy link
Collaborator

@liangan1 liangan1 commented Aug 22, 2025

This PR is used to enable the Int4XPUTensorIntZP. The pacing format name is "int4_xpu_int_zp"

ToDo: Eager mode works but there is a torch.compile issue need to be fixed.

Testcase:
bash python test/quantization/quantize_/workflows/int4/test_int4_xpu.py

Copy link

pytorch-bot bot commented Aug 22, 2025

🔗 Helpful Links

🧪 See artifacts and rendered test results at hud.pytorch.org/pr/pytorch/ao/2845

Note: Links to docs will display an error until the docs builds have been completed.

❌ 8 New Failures

As of commit 1dc5b2c with merge base af2cf1e (image):

NEW FAILURES - The following jobs have failed:

This comment was automatically generated by Dr. CI and updates every 15 minutes.

@meta-cla meta-cla bot added the CLA Signed This label is managed by the Facebook bot. Authors need to sign the CLA before a PR can be reviewed. label Aug 22, 2025
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
CLA Signed This label is managed by the Facebook bot. Authors need to sign the CLA before a PR can be reviewed.
Projects
None yet
Development

Successfully merging this pull request may close these issues.

1 participant