Skip to content

Commit

Permalink
Deal with an empty list of voltage level ids as NAD nominal voltage f…
Browse files Browse the repository at this point in the history
…ilter input

Signed-off-by: Sophie Frasnedo <sophie.frasnedo@rte-france.com>
  • Loading branch information
So-Fras committed Jan 12, 2024
1 parent 7dbdd97 commit f80df3a
Show file tree
Hide file tree
Showing 2 changed files with 15 additions and 1 deletion.
Original file line number Diff line number Diff line change
Expand Up @@ -35,7 +35,7 @@ static void writeSvg(Network network, List<String> voltageLevelIds, int depth, W

Predicate<VoltageLevel> filter = !voltageLevelIds.isEmpty()
? getNominalVoltageFilter(network, voltageLevelIds, nominalVoltageLowerBound, nominalVoltageUpperBound, depth)
: VoltageLevelFilter.NO_FILTER;
: getNominalVoltageFilter(network, nominalVoltageLowerBound, nominalVoltageUpperBound);
NetworkAreaDiagram.draw(network, writer, nadParameters, filter);
}

Expand Down Expand Up @@ -83,6 +83,18 @@ static VoltageLevelFilter getNominalVoltageFilter(Network network, List<String>
}
}

static VoltageLevelFilter getNominalVoltageFilter(Network network, double nominalVoltageLowerBound, double nominalVoltageUpperBound) {
if (nominalVoltageLowerBound >= 0 && nominalVoltageUpperBound >= 0) {
VoltageLevelFilter.createNominalVoltageFilter(network, nominalVoltageLowerBound, nominalVoltageUpperBound);
} else if (nominalVoltageLowerBound < 0 && nominalVoltageUpperBound >= 0) {
VoltageLevelFilter.createNominalVoltageUpperBoundFilter(network, nominalVoltageUpperBound);
} else if (nominalVoltageLowerBound >= 0 && nominalVoltageUpperBound < 0) {
VoltageLevelFilter.createNominalVoltageLowerBoundFilter(network, nominalVoltageLowerBound);
} else {
return VoltageLevelFilter.NO_FILTER;
}
}

public static List<String> getDisplayedVoltageLevels(Network network, List<String> voltageLevelIds, int depth) {
return NetworkAreaDiagram.getDisplayedVoltageLevels(network, voltageLevelIds, depth);
}
Expand Down
2 changes: 2 additions & 0 deletions tests/test_network.py
Original file line number Diff line number Diff line change
Expand Up @@ -869,6 +869,8 @@ def test_nad():
n.write_network_area_diagram_svg(test_svg, ['VL1', 'VL2'])
n.write_network_area_diagram_svg(test_svg, high_nominal_voltage_bound=50, low_nominal_voltage_bound=10,
depth=10)
n.write_network_area_diagram_svg(test_svg, high_nominal_voltage_bound=50)
n.write_network_area_diagram_svg(test_svg, low_nominal_voltage_bound=10)
n.write_network_area_diagram_svg(test_svg, low_nominal_voltage_bound=10, depth=10)
n.write_network_area_diagram_svg(test_svg, high_nominal_voltage_bound=50, depth=10)
n.write_network_area_diagram(test_svg, nad_parameters=NadParameters(edge_name_displayed=True,
Expand Down

0 comments on commit f80df3a

Please sign in to comment.