Created a 4-bit multiplier with VHDL language
Usesd Xilinx ISE
note: You can change number 4 to any desired number, BUT YOU SHOULD CHANGE ARCHITECTURE A LITTLE BIT
-
Notifications
You must be signed in to change notification settings - Fork 0
parsa-k/4-bit-multiplier
Folders and files
Name | Name | Last commit message | Last commit date | |
---|---|---|---|---|
Repository files navigation
About
create a 4-bit multiplier with VHDL language
Topics
Resources
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published