Skip to content

parsa-k/4-bit-multiplier

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

6 Commits
 
 
 
 
 
 
 
 
 
 

Repository files navigation

4-bit-multiplier

Created a 4-bit multiplier with VHDL language
Usesd Xilinx ISE
note: You can change number 4 to any desired number, BUT YOU SHOULD CHANGE ARCHITECTURE A LITTLE BIT

Releases

No releases published

Packages

No packages published

Languages