New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

merge dev into master #1026

Merged

davideschiavone merged 39 commits into master from dev

Jul 13, 2024

Contributor

davideschiavone commented Jul 13, 2024

No description provided.

Yoann Pruvost and others added 30 commits

June 4, 2024 14:21


          Adding formal rule for coverage holes on controller

b7434ba


          Adding more assertions for code coverage holes in controller

c581a90


          RVFI - Correction corner case conflict on mstatus_fs upades when inte…

54558a8

…ger load followed by fpu instr


          Running verible

b281ced


          Merge pull request #997 from YoannPruvost/dev_formal_2

f814f55

Adding formal rule for coverage holes on controller


          Merge pull request #998 from YoannPruvost/dev_mstatus_fs_mismatch

bdd5253

RVFI - Correction corner case conflict on mstatus_fs upades when integer load followed by fpu instr


          jasper SLEC script changes

162574d

Updated jasper SLEC script for parameters usage. Added assumption files and bind file scripts/slec/cadence folder.


          Update README.rtf

62c8b57

Added license headers


          Delete .DS_Store

cc3fe88


          Delete scripts/.DS_Store

cf61744


          Delete scripts/slec/.DS_Store

6483ac1


          Changes made to run.sh. Added a new folder for assume and bind files

d4971dc


          Merge branch 'dev' of https://github.com/mret55/cv32e40p into dev

f700261


          Delete scripts/slec/.DS_Store

5f5dc4e


          Delete scripts/.DS_Store

84940f4


          Delete scripts/slec/cadence/.DS_Store

06dc30f


          Delete .DS_Store

fd8ddc0


          Replaced headers in assume and bind files with the ones in formal dir…

4951be4

…. Uncommented the row4 trigger_match_i assertion from controller_assert file


          Merge branch 'dev' of https://github.com/mret55/cv32e40p into dev

f5ce76d


          Merge pull request #1003 from mret55/dev

b2eebc5

jasper SLEC script changes


          RISC-V ISA Formal Verification files for SiemensEDA OneSpin tool.

2ceb84f

Signed-off-by: Pascal Gouedo <pascal.gouedo@dolphin.fr>


          Added signoff report generation.

3b9cd10

Signed-off-by: Pascal Gouedo <pascal.gouedo@dolphin.fr>


          License header addition except in json files which don't accept comme…

e77b13b

…nts.

Signed-off-by: Pascal Gouedo <pascal.gouedo@dolphin.fr>


          Changed Siemens EDA to Siemens and Onespin to Questa Processor.

9de461c

Signed-off-by: Pascal Gouedo <pascal.gouedo@dolphin.fr>


          Merge pull request #1008 from pascalgouedo/dev_dd_pgo_riscv_formal

98695ef

RISC-V ISA Formal Verification setup and script files for Siemens Questa Processor tool


          Up-to-date files for RISC-V ISA Formal Verification.

052253b

Signed-off-by: Pascal Gouedo <pascal.gouedo@dolphin.fr>


          Updated PRC commands.

211d290

Signed-off-by: Pascal Gouedo <pascal.gouedo@dolphin.fr>


          Added Siemens Questa Processor version requirement.

Signed-off-by: Pascal Gouedo <pascal.gouedo@dolphin.fr>


          Merge pull request #1014 from pascalgouedo/dev_dd_pgo_riscv_formal

8f24b1d

Up-to-date files for RISC-V ISA Formal Verification.


          Cleanup.

9aa9890

Signed-off-by: Pascal Gouedo <pascal.gouedo@dolphin.fr>

Pascal Gouedo added 9 commits

July 3, 2024 18:17


          Added FPU sleep information.

2ef1163

Signed-off-by: Pascal Gouedo <pascal.gouedo@dolphin.fr>


          Added ASIC size numbers for different configurations.

35acdef

Signed-off-by: Pascal Gouedo <pascal.gouedo@dolphin.fr>


          User Manual Verification section final version.

8ca2522

Signed-off-by: Pascal Gouedo <pascal.gouedo@dolphin.fr>


          Changed User Manual version to v1.8.3

4e7b2ec

Signed-off-by: Pascal Gouedo <pascal.gouedo@dolphin.fr>


          Merge pull request #1020 from pascalgouedo/dev_dd_pgo_doc

c998590

User Manual final updates.


          All links updated to cv32e40p_v1.8.3 tag for the 3 target repos (core…

c0823cf

…-v-docs, cv32e40p, core-v-verif).

Signed-off-by: Pascal Gouedo <pascal.gouedo@dolphin.fr>


          Merge pull request #1024 from pascalgouedo/dev_dd_pgo_doc

d1ddd92

All links updated to cv32e40p_v1.8.3 tag for the 3 target repos (core-v-docs, cv32e40p, core-v-verif).


          core-v-docs changed to programs

43e6af1

Signed-off-by: Pascal Gouedo <pascal.gouedo@dolphin.fr>


          Merge pull request #1025 from pascalgouedo/dev_dd_pgo_doc

1079a83

core-v-docs changed to programs

davideschiavone merged commit 360d272 into master

5 of 7 checks passed

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet