Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

o1vm/riscv32im: implement jal #2915

Merged
merged 1 commit into from
Dec 28, 2024
Merged

o1vm/riscv32im: implement jal #2915

merged 1 commit into from
Dec 28, 2024

Conversation

dannywillems
Copy link
Member

No description provided.

@dannywillems dannywillems changed the title o1vm/riscv32im: implement jalr o1vm/riscv32im: implement jal Dec 27, 2024
@dannywillems dannywillems force-pushed the dw/o1vm/riscv32im-jalr branch from 0ea9178 to 4d28ae8 Compare December 27, 2024 12:02
Copy link

codecov bot commented Dec 27, 2024

Codecov Report

All modified and coverable lines are covered by tests ✅

Project coverage is 73.45%. Comparing base (ff89083) to head (43c4dfa).
Report is 6 commits behind head on master.

Additional details and impacted files
@@            Coverage Diff             @@
##           master    #2915      +/-   ##
==========================================
+ Coverage   73.37%   73.45%   +0.07%     
==========================================
  Files         259      259              
  Lines       61553    61593      +40     
==========================================
+ Hits        45166    45244      +78     
+ Misses      16387    16349      -38     

☔ View full report in Codecov by Sentry.
📢 Have feedback on the report? Share it here.

Base automatically changed from dw/o1vm-decrease-col-riscv32im to master December 28, 2024 11:50
@dannywillems dannywillems force-pushed the dw/o1vm/riscv32im-jalr branch 2 times, most recently from 19f880d to b24cccb Compare December 28, 2024 18:24
@dannywillems dannywillems force-pushed the dw/o1vm/riscv32im-jalr branch from b24cccb to 43c4dfa Compare December 28, 2024 18:26
@dannywillems dannywillems requested a review from svv232 December 28, 2024 18:27
let res_scratch = env.alloc_scratch();
let overflow_scratch = env.alloc_scratch();
let (res, _overflow) = unsafe {
env.add_witness(&instruction_pointer, &offset, res_scratch, overflow_scratch)
Copy link
Member Author

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

It is not next_instruction_pointer. Spent minutes on this!

@svv232 svv232 merged commit ce5d6f6 into master Dec 28, 2024
8 checks passed
@svv232 svv232 deleted the dw/o1vm/riscv32im-jalr branch December 28, 2024 19:06
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants